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by providing a comparator, the operation of which is 
based on the principles that a first binary number A is 
greater than a second binary number B if the most sig- 
nificant bit a, of the number A is greater than the most 
significant bit b, of the number B regardless of the condi- 
tion of the less significant bits. Also, A is greater than B 
if a lower order or less significant bit ai of A is greater 
11 Claims. (Cl: 340-146.2) ’ 
ABSTRACT OF THE DISCLOSURE 
A full comparator is disclosed for two n bit numbers 
A and B. I t  includes n pairs of NAND gates. Each pair, 
which consists of first and second gates is associated with 
a different bit order. Each of the n first gates has only 
two inputs, while the number of inputs of each second 
gate varies from two for the second gate of the highest 
order to 2+(n-l) for the second gate of the lowest 
order. The gates are connected so that all the n first gates 
produce the same output when A I B ,  while all the gates 
of the second group produce the same output when A 4 B .  
The outputs of the n second gates are combined in a first 
output gate while the outputs of all the n first gates and 
the output of the first output gate are combined in a sec- 
ond output gate. The relative magnitudes of A and B are 
indicated by the outputs of the first and second output 
gates. 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of the work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 U.S.C. 2457). 
This invention relates to comparators and, more par- 
ticularly to a full parallel multibit comparator. 
In information processing systems and the like in 
which numbers comprised of binary digits are utilized, 
it is often necessary to compare two such numbers at  
certain stages of the process and direct succeeding opera- 
tions on the basis of the maginhide relationship of the 
two numbers. Sometimes it is desired to compare corre- 
sponding groups of higher order digits comprising less 
than all the digits in the numbers. Conventional circuits 
capable of making such comparisons, however, comprise 
a relatively large number of gating components and there- 
fore tend to be quite complex both in design and opera- 
tion. One of the major reasons for the large number of 
gating components hereafter referred to simply as gates 
is due to the basic comparison technique used whereby 
each pair of binary digits or bits of the two number of 
each order are compared to determine the equality as 
well as the inequality of the bits, with equality-indicating 
signals of higher orders being used to enable inequality- 
detecting gates. 
Accordingly it is an object of the present invention to 
provide a new and improved full comparator of binary 
numbers. 
Another object is to provide a relatively simple oompa- 
rator of binary numbers which comprises of a minimum 
number of gates. 
A further object is to provide a new full binary com- 
parator in which the comparison of two bin,ary numbers 
is accomplished without comparing the bits of each order 
for equality. 
Still a further object is the provision of a new and rela- 
tively simple comparator capable of determining the mag- 
nitude re1,ationship of corresponding groups of higher 
order bits less than the total number. 
than a bit bi of B of a corresponding aider i a n d i l l  the 
bits of A of higher orders are either equal or greater than 
those of B. 
These principles are implemented by providing two 
groups of NAND gates, one gate in each group for each 
order. Each gate in the first group is used to provide an 
15 enabling signal only when the bit a of the particular order 
is equal or greater than the bit b of the same order. On 
the other hand each gate in the second grQUp is used to 
provide a predetermined signal only when the bit a of 
a particular order is greater than the corresponding bit b 
20 and all higher order or more significant bits a are equal 
or greater than their corresponding bits b. The outputs 
of the NAND gates of both groups are then combined i n  
three gates the outputs of which indicate whether the 
numbers A and B are equal or which of the two is greater. 
r5 The novel fetaures that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention itself both as to its org,an- 
ization and method of operation, as well as additional ob- 
jects and advantages thereof, will best be understood from 
30 the following description when read in connection with 
the accompanying drawings, in which: 
FIGURE 1 is a block diagram of one embodiment of 
the invention; 
FIGURE 2 is a truth table for the NAND logic func- 
FIGURE 3 is a block diagram of another embodiment 
of the invention. 
Reference is now made to FIGURE 1 which is a block 
diagram of the novel compartor of the present invention 
40 for comparing two binary numbers A and B of the order 
n. In FIGURE 1 a, through a1 and b, through bl represent 
the bits of the two numbers the subscript n indicating the 
most significant bit. Also by conventional notation &, 
through El  and b, through bl represent the complements 
45 of the various bits. The various bits es shown in FIG- 
URE 1 are supplied to two groups of NAND gates com- 
prising gates X1 through X, and Y1 through Yw 
Each bit may be either a binary “1” or a binary ‘‘0” so 
that its complement is a binary “0” or a binary “1” re- 
As is appreciated by those familiar with the art the 
operation of the NANcD gate may be defined as provid- 
ing an output representing a “1” only when at least 
one of the inputs is a binary “0.” Assuming that a binary 
55 “1” is representable by a high level and a binary ‘‘W 
by a low level, then the operation of a NAND gate 
may be defined as one in which a low output is provided 
only when all the inputs are high. The truth table of a 
two input NAND gate is shown in FIGIJRE 2 to which 
I n  light of the foregoing it should be appreciated that 
the output of gate Yn is high or a “1” as long as at 
least one of the two inputs a,, and 5, is a “0.” On the 
other hand the output of Y, is low or  a binary “0” 
65 when both a, and 5, are binary “1’s.” As long as a, 
is equal or smaller than b, the output of gate Y ,  is a 
binary “1.” This can be seen by considering the different 
possibilities. If a, and b, are equal either both being 
“ 1 , s 7, or “0’s” by providing gate Y ,  with the complement 
70 of b, i.e. 5,. the two inputs to gate Y ,  differ from one 
another so that one of the inputs must be binary ‘‘0” 
35 tions; and 
50 spectively. 
6o reference is made herein. 
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and therefore the output of gate Y,  is a binary “1.” 
When a, is smaller than b, in which case A, is a binary 
“0” one of the inputs to gate Y ,  is a ‘‘0” so that its 
output is a binary “1.” However, when a, is greater than 
bny namely a, is a !binary “1” and bn is a binary “0,” 
by supplying the complement of b, to gate Y ,  both its 
inputs are binary “1’s” and therefore its output is a 
binary “0.” 
When the output of gate Y ,  is a binary “0” it indicates 
that the most significant bit a, of number A is greater 
than the most significant bit b, of number B. Therefore 
A is greater than By regardless of the miagnitude relation- 
ships of the other bits. If however a, is not greater than 
b,, i.e. the output of gate Y ,  is not a binary “0,” A 
may still be sea te r  than B if a subsequent bit of A 
of a given order is greater than the corresponding bit 
b of the number B and all other more significant bits 
of A are equal or greater than the corresponding bits 
of B. 
Assuming for example that %=b, so that the output 
of Y ,  is a binary “1,” A may still be greater than B 
i.e. A>B, if a,-l>b,-l and an2bn. The following mag- 
nitude relationships are determined by gates Y,-l and 
X,. As seen from FIGURE 1 gate Yne1 has inputs 
G - ~  and 5n-l to determine whether andl is greater 
than b,-l by providing a binary “0” output if 
a,-l>bn-l. In addition however gate Yndl is provided 
with the output of gate X, which represents the re- 
btionship of the higher order lbits a, and b,. The out- 
put of gate X, is a binary “1” only when a,,>b,. 
Thus, when such an output is supplied to gate Yn-l its 
output becomes a function of the magnitude rellationship 
of and bn-l. When a , 2 b n  the output of Yn-l is 
a binazy ‘‘0” only if an.-l>b,l. If however %<b,, then 
the output of gate X, is a binary “0” so that irrespective 
of the magnitudes of a,-l and bn-l, the output of gate 
Yndl is a binary “1.” 
In light of the foregoing it is seen that the OUtpUt 
of gate X, is used to control the operation of gate Yn-1 
and therefore may be thought of as a gate enabling signal. 
When the output of X, is a binary “1” it enables gate 
Y,-l to provide an output which is either a “1” or a “0” 
depending on whether a n _ 1 4 n - ~  or %-l>bn-l respec- 
tively. However, if the output of gate X, is a “0,” ;.e. 
a,<b,, then the output of Yn-l is a “1” regardless of 
the magnitudes of and b,l. 
As seen from FIGURE 1 the novel comparator of 
the present invention includes two NAND gates for 
each binary order such ?as gates Yn and X, for order 
n and X1 and Y1 for the least significant order. Each 
X gate compares the bits of its respective order and pro- 
duces an output which is connected to ‘all the Y gates 
of the lower orders. Thus the output of X, is connected 
to each of the gates Y1 through Yn-l. Each gate Y 
in addition to the outputs of higher order X gates which 
are supplied thereto is .also provided with the a bit and 
the b bit of its respective order. Thus for example gate 
Y2 is supplied with a2 and S2 and the output of higher 
orders X gabs X3 through X,. 
When the comparing operation is completed a binary 
“1” output of each Y gate indicates that its correspond- 
ing a bit is either equal or smaller than its correspond- 
ing b bit i.e. a L b .  Thus when all the Y gates htave binary 
“1” outputs A L B .  This may conveniently be obtained 
by AND gating the outputs of all the Y gates in &n 
AND gate 20. As is known by those familiar with the 
art only when all the inputs of an AND gate are binary 
1 s its output is a cbinary “1.” Thus if A I B  all the 
inputs to gate 20 are binary “1’~~’ so that its output is a 
binary “1.” Only when A>B is one or more of the inputs 
to gate 20 a binary “0” in which case the output of gate 
20 would be a binary “0.” This output is connected to 
an output terminal 22, which is used to indicate that 
A>B when the level thereat is low. The dot in gate 20 
,I Y I, 
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represents the AND function while the absence of a dot 
in any of the gates represents the NAND function. 
If however the output of AND gate 20 is a binary 
“1” (high), it indicates that A A B  and therefore an 
additional determination must be made to determine 
whether A is smaller than B or equal thereto. This may 
be conveniently accomplished by connecting the output 
of gate 20 as one input of another NAND gate 24 to 
which all the outputs of the X gates XI through X, 
are also supplied. Recalling that a binary “1” output of 
each X gate indicates that its corresponding a bit is 
greater or equal to a corresponding b bit, it should be 
appreciated that all the outputs of the X gates are binary 
1 s when A 2 B .  On the other hand the output of gate 
20 is a “1” when A I B .  Thus when all the inputs to 
gate 24 are “1’s” A=B. This may be conveniently de- 
tected by the output of NAND gate 24 connected to 
an output terminal. The output of NAND gate 24 is 
low i.e. representing a binary “0” only when all its in- 
puts are binary “l’s.” Thus a low level at terminal 26 
indioates that A=B. 
However, if A<B one of the outputs of the X gates is 
a binary “0” and the output of NAND gate 24 is a binary 
“1.” Therefore, the level at terminal 26 is high, indicat- 
ing that A is not equal to B. At the same time the level 
at terminal 22 which is low only when A<B will be high. 
Thus when the levels at both terminals 22 and 26 are high, 
it indicates that A<B.  If desired, the comparator may in- 
clude an additional NAND gate 30, which is supplied with 
the outputs of gates 20 and 24. Since the two gates pro- 
vide high outputs when A is not greater than B and A is 
not equal to E respectively Le. A is smaller than B 
( A < B ) ,  a low output of gate 30 sensed at terminal 32 
indicates such a relationship. Thus by sensing a low level 
at any one of the three terminals, the magnitude rela- 
tionship between the numbers A and B is determined. 
From the foregoing it should thus be appreciated that 
in accordance with the teachings of the present inven- 
tion the novel comparator comprises a pair of NAND 
gates for each binary order. The function of the gates is 
not to determine equality between the two bits of a par- 
ticular order but rather to provide signals indicating which 
of the two bits is greater-or-equal to the other. For ex- 
ample the outputs of gates X, and Y ,  are binary “1’s” 
only when u&bn and an<b, respectively. The outputs 
of the various gates are then combined in two gates such 
as AND gate 20 and NAND gate 24 to provide predeter- 
mined outputs when A>B and A = B  respectively. When 
desired, a third gate 30 may be employed to provide 
an output of a similar polarity (low level) when A<B. 
Gates 20, 24 and 30 together with terminals 22, 26 and 
32 may be thought of as an output stage 40 (see FIG- 
URE 1) which provides a preselected low level on one 
of the three terminals indicating the magnitude relation- 
ship between the two numbers. Since the comparison op- 
eration is accomplished by providing the outputs of all 
the X and Y gates to output stage in parallel rather than 
propagate the signals produced In higher orders to lower 
orders as is the case in prior art comparators, the propa- 
gation time of the signals in the present comparator is 
greatly reduced as compared with the time of propaga- 
tion in conventional comparators. 
The propagation time of signals in the novel compara- 
tor of the invention may be further reduced by design- 
ing gates Y1 through Y ,  so that the AND function per- 
formed by gate 20 may be accomplished simply by join- 
ing the outputs of the gate (Yr through Y,) at a com- 
mon junction point which is connected to terminal 22. 
Namely the level at the junction point will be a binary 
“1” only if the outputs of all the gates Y1 through ITn 
are binary “1’s.” Thus by eliminating a discrete gate 20, 
the propagation time of the signals through the compara- 
tor is reduced by the propagation time through the dis- 
crete gate. For explanatory purposes, however, whenever 
reference is made to AND gate 20, it should be assumed 
“ I 9, 
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to represent either a discrete gating element or a common 
junction point. 
Although in the foregoing the novel comparator has 
been described in conjunction with comparing the bits in 
all the 11 orders of two numbers A and B, the invention 
is not limited thereto. Rather the comparator may be ad- 
vantageously employed in situations where it is desired 
to compare corresponding groups of higher order bits 
comprising less than all the bits in the numbers. 
Referring to FIGURE 3 there is shown another em- 
bodiment of the comparator for comparing all as well as 
parts of two numbers. For explanatory purposes only the 
Comparator shown in FIGURE 3 is constructed to com- 
pare two six bits numbers A and B comprising of bits 
al through a6 and b, throilgh bG respectively, the sub- 
script 6 representing the highest order or most significavt 
bit. The various bits and their complements are supplied 
to NAND gates XI through X, and Y1 through Ye which 
operate in a manner herebefore described. The compara- 
tor is shown including three output stages 40c, 40d and 
40e each being similar to stage 40 shown in FIGURE 1 
with like numerals representing like elements plus the 
appropriate letter c, d or e. 
Output stage 40c is shown connected to the outputs of 
all the X and Y gates and therefore provides output sip- 
nals which represent the comparison of all the bits in the 
two numbers. However stage 4Qd is only connected to 
the outputs of gates X3 through XG and Y3 through Ys 
in which only the four highest order bits are compared. 
Thus the outputs of stage 48d represent the comparison 
of the bits in the four highest orders. Similarly the out- 
puts of stage 40e indicate the comparison of the bits in 
the two highest orders (5 and 6) since the stage is only 
coupled to the X and Y gates in which the bits Qf these 
two orders are compared. It should thus be appreciated 
that any group of the high order bits may be separately 
compared by the addition of an output stage which re- 
quires two gates such as 20 and 24, but may include a 
third gate such as gate 30. 
From the foregoing it is seen thal except for gate 20 
which is an AND all the other gates are NAND gates. 
Thus, the comparator may be thought of as being modu- 
lar in construction with the same basic circuit module 
being the NAND gate, which can be conveniently con- 
structed with modern integrated circuit techniques to pro- 
vide a comparator of very small size. 
There has accordingly been shown and described here- 
in a novel full binary comparator. I t  is appreciated that 
those familiar with the art may make modifications in 
the arrangements as shown without departing from the 
true spirit of the invention. Therefore ail such modifica- 
tions and/or equivalents are deemed to fall within the 
scope of the invention as claimed in the appended claims. 
What is claimed is: 
1. An apparatus for comparing two binary numbers 
a pair of NAND gates for each of corresponding hits to  
be compared, a first gate of said pair of gates being 
responsive only to a first bit of said pair of corre- 
sponding bits and the complement of a second bit of 
said pair of bits and a second of said pair of gates 
being responsive to the complement of said first bit, 
to said second bit and to the outputs of the first 
gates of higher bit orders; and 
at least one output stage responsive to the outputs of a 
selected number of pairs of NAND gates for pro- 
viding signals indicative of the magnitude relation- 
ship of the numbers whose bits are compared in said 
selected number of pairs of NAND gates. 
2. An apparatus for comparing first and second n bit 
numbers in parallel representation bit by bit comprising: 
n pairs of gating means, each pair comprising first gat- 
ing means responsive only to a bit of said second 
number and to the complement of a bit of said first 
number of a oorresponding order, and second gat- 
in parallel representatiton bit by bit comprising: 
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ing means responsive to the complement of the bit of 
said second number, the bit of said first number of 
said corresponding order and the outputs of the first 
gating means of higher bit orders; and 
at least one output stage including a first output gate 
responsive to the outputs of said n first gating means 
and a seclond output gate responsive to the outputs 
of said n second gating means and the output of said 
first output gate, for providing outputs for indicating 
the magnitude relationship between said first and 
second n bit numbers. 
3. The apparatus defined in claim 2 wherein each of 
said gating means comprises a NAND gate. 
4. The apparatus defined in claim 3 wherein said one 
output stage includes at  least two output terminals and 
means for providing signals at said two terminals indi- 
cative two of the following three magnitude relation- 
ships, whereby said first number is greater than said 
second number, said first number is equal to said second 
number and said first number is smaller than said second 
number. 
5. The apparatus defined in claim 3 wherein every one 
of said second gating means provides an output representa- 
tive of a binary “1” when said first number is smaller 
than, or  equal to said second number, and every one of 
said first gating means provides an output representative 
of a binary “1” when said first number is greater than 
or equal to said seoond number. 
6. The apparatus defined in claim 2 wherein said output 
stage includes first means for combining the outputs of 
said second gating means to provide an output of a first 
level when said first number is greater than said second 
number and an output of a second level when said first 
number is smaller than or equal to said second number, 
and second means responsive to the outputs of said first 
means and all the first gating means of said n pairs for 
providing an output of said first level when said first and 
second numbers are equal. 
7. A comparator for comparing in parallel bit by bit 
two binary numbers A and B each comprising of n bits 
the comparator comprising: 
a first series of n gates, each gate in said first series 
being responsive only to one of the bits of said B 
number and the complement of the corresponding 
bit of said A number for providing an output of a 
first level when the bit of said A number is equal or 
greater than the bit of said B number whose com- 
plement is supplied thereto and for providing an out- 
put iof a second level when the bit of said A number 
supplied thereto is smaller than the corresponding 
bit of the B number whose complement is supplied 
thereto; 
a second series of n gates each gate in said second se- 
ries being responsive to one of the bits of said A 
number, the complement of the corresponding bit 
of said B number and the outputs of gates of said 
first series in which bits of higher orders are com- 
pared for providing an output of said first level 
when the bit of said A number is smaller than or 
equal to the corresponding bit of said €3 number 
whose complement is supplied thereto and for pro- 
viding an output of said second level when the bit 
of said A number i s  greater than the corresponding 
bit of said B number whose complement is supplied 
thereto and the output of every gate of said first 
series which is supplied thereto is of said first level: 
and 
an output stage responsive to the outputs of said gates 
for providing at  least one output signal indicative 
of the magnitude relationship of said A and B num- 
ber. 
8. The comparator of claim 7 wherein said output stage 
comprises at least first means responsive to the outputs of 
75 the n gates of said second series for providing anbutput 
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of said second level indicating that A is greater than B greater than B when the output of at least one of the 
when the output of at least one of the n gates of said NAND gates of said second series is a binary “0.” 
second series is of said second level. 
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